




# CMOSAIC

3D STACKED ARCHITECTURES WITH INTERLAYER COOLING



Prof. John Thome, EPFL



Prof. David Atienza,  
EPFL



Prof. Yusuf Leblebici,  
EPFL



Dr. Bruno Michel,  
IBM ZRL



Prof. Dimos Poulikakos,  
ETHZ



Prof. Wendelin Stark,  
ETHZ

## What it's about...

*Designing multi-layered computer chips with interlayer cooling for increased computing performance and reduced energy consumption*

### Context and project goals


The project addresses interlayer cooling of 3D computer chips, including water cooling, two-phase refrigerant cooling, development and perfection of new micro-fabrication techniques for TSVs and their connections, bonding of stacked layers together, dynamic thermal modeling of 3D chips, and extensive experimental testing of 2D and 3D cooling solutions and new thermal models.

### How the project differentiates from similar competition in the field

Other labs are not as advanced in the thermal modeling of the underlying heat transfer processes nor in the manufacturing and testing of 3D test vehicles.

### Quick summary of the project status and key results

CMOSAIC has combined the most advanced microscale heat transfer experiments and modeling with the most advanced 3D manufacturing developments, thus building the most convincing 3D test vehicles to date on the 3D-IC roadmap for development of the next generation of high performance computing within 3D architectures the size of a sugar cube cooled with microchannels. The teamwork has produced final 3D test vehicles which have four-thousand TSV's inside connected to numerous local heaters and resistance thermometers. The packaging of this 3D vehicle not only allows the flow of electricity through the device but also the flow of coolant through all its layers for the removal of large heat densities. This is combined with the development of the most advanced 3D thermal simulation codes now available for both single-phase cooling and two-phase cooling, including both very fast simulators for rapid analysis and a very detailed simulator with the first ever combined heat and two-phase flow spreading capabilities.



## Success stories

### Awards

Outstanding Paper Award, ICEPT HDP 2012 Conference (International Conference on Electronic Packaging Technology and High Density Packaging) for the following paper: Madhour, Y., Brunschwiler, T., El Kazzi, M., Thome, J.R., Michel, B., "Patterned die-to-die thin film bonding for 3D chip stacks with integrated microfluidic cooling", International Conference on Electronic Packaging Technology and High Density Packaging, 2012. The award ceremony took place at this year's ICEPT-HDP 2013 conference. The prize was awarded for a concept for a scalable integrated cooling technique that requires a novel die-to-die solder bonding method. The bonding method they designed and successfully tested exploits patterned thin-film lead-free solder and meets the challenges posed by integrating state-of-the-art cooling structures into a 3D chip stack, such as minimizing the gap between the dies, sealing the active solder pads from a conductive coolant fluid, and sealing the edges of the chip to prevent leakage.

### Production of the final CMOSAIIC package demonstrating packaging and cooling technologies for future interlayer cooled 3D chip stacks:

The package consists of five 380 $\mu$ m-thick 12.7x12.7 mm<sup>2</sup> silicon chips flip-chip bonded to form the chip stack. These chips represent mock-ups of real devices, with controlled resistive heaters acting as processor cores and embedded microchannels on the back for integrated cooling. The reason why the consortium considers the packaging/interlayer cooling technologies developed in CMOSAIIC as a success story is because they demonstrate the feasibility at an early stage of industrial development. The availability of such demonstrators helps to accelerate the development of the industry towards this new direction.

### Main publications

- F. Alfieri, M.K. Tiwari, I. Zinovik, D. Poulidakos, T. Brunschwiler, B. Michel, 3D integrated water cooling of a composite multilayer stack of chips, *Journal of Heat Transfer*, 132, p.121402 (2010).
- N. Borhani, B. Agostini, J.R. Thome, A novel time strip flow visualisation technique for investigation of intermittent dewetting and dryout in elongated bubble flow in a microchannel evaporator, *International Journal of Heat and Mass Transfer*, 53, 4809-4818, 2010.
- A.K. Coskun, J.L. Ayala, D. Atienza, T. Simunic, Thermal Modeling and Management of Liquid-Cooled 3D Stacked Architectures, in the book "VLSI-SOC: Design Methodologies for 2D/3D SoC and SiP", Springer, Dordrecht/London/Boston, Editors: Jurgen Becker and Ricardo Reis, 2010.
- P.G. Del Valle, D. Atienza, Emulation-based transient thermal modeling of 2D/3D systems-on-chip with active cooling, *Elsevier Microelectronics Journal*, ISSN: 0026-2692, 2010, vol 42, num 3, p 564-57.
- M. Hu, J. V. Goicochea, B. Michel, D. Poulidakos, Water Nanoconfinement Induced Thermal Enhancement at Hydrophilic Quartz Interfaces, *Nano Letters* 10, 279-285, 2010.
- M. Hu, J. V. Goicochea, B. Michel, D. Poulidakos, Thermal Rectification at Water Functionalized Silica Interfaces, *Applied Physics Letters* 95, 151903, 2009.
- A.K. Coskun, D. Atienza, M. Sabry, J. Meng, Attaining Single-Chip, High-Performance Computing Through 3D Systems with Active Cooling, *IEEE Micro Magazine*, ISSN: 0272-1732, IEEE Press, Vol. 31, Issue. 4, pp. 63 - 73, DOI: 10.1109/MM.2011.39, July/August 2011.
- P.G. Del Valle, D. Atienza, Emulation-based transient thermal modeling of 2D/3D systems-on-chip with active cooling, *Elsevier Microelectronics Journal*, ISSN: 0026-2692, Vol. 42, Nr. 3, pp. 564-571, DOI: 10.1016/j.mejo.2010.08.003, March 2011.
- J.V. Goicochea, M. Hu, B. Michel, D. Poulidakos, Surface Functionalization Mechanisms of Enhancing Heat Transfer at Solid-Liquid Interfaces, *Journal of Heat Transfer*, 133, 082401 (2011).
- Y. Madhour, J. Olivier, E. Costa-Patry, S. Paredes, B. Michel, J.R. Thome, Flow boiling of R134a in a multi-microchannel heat sink with hotspot heaters for energy-efficient microelectronic CPU cooling applications, *IEEE Transactions on Components, Packaging and Manufacturing Technologies*, vol. 1(6), pp. 873-883, 2011.
- A. Renfer, M.K. Tiwari, T. Brunschwiler, B. Michel, D. Poulidakos, Experimental investigation into vortex structure and pressure drop across microcavities in 3D integrated electronics, *Experiments in Fluids*, 51, 731 (2011).
- M. Sabry, J.L. Ayala, D. Atienza, Thermal-Aware Compilation for Register Window-Based Embedded Processors, *Embedded Systems Letters*, IEEE Press, ISSN: 1943-0663, Vol.2, Issue/Nr. 4, pp. 103-106, DOI: 10.1109/LES.2010.2081343, December 2010.

M. M. Sabry, A. K. Coskun, D. Atienza, T. Simunic, T. Brunschwiler, Energy-Efficient Multi-Objective Thermal Control for Liquid-Cooled 3D Stacked Architectures, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, Vol. 30, Nr. 12, pp. 1883-1896, December 2011.

F. Alfieri, M. K. Tiwari, I. Zinovik, T. Brunschwiler, B. Michel, D. Poulidakos, On the significance of developing boundary layers in integrated water cooled 3D chip stacks, *International Journal of Heat and Mass Transfer* 55, 5222-5232 (2012).

A. Sridhar, A. Vincenzi, M. Ruggiero, D. Atienza, Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs, *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD 2012)*, vol. 31, num. 1, p. 23-36, January 2012.

M.M. Sabry, A. Sridhar, J. Meng, A.K. Coskun, D. Atienza, GreenCool: An Energy-Efficient Liquid Cooling Design Technique for 3D MPSoCs Via Channel Width Modulation, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD)*, IEEE Press, ISSN: 0278-0070, Vol. 32, Nr. 4, pp. 524-537, DOI: 10.1109/TCAD.2012.2226032, April 2013.

A. Sridhar, A. Vincenzi, D. Atienza, T. Brunschwiler, 3D-ICE: a Compact Thermal Model for Early-Stage Design of Liquid-Cooled ICs, *IEEE Transactions of Computers*, ISSN. 0018-9340, 2013.

A. Renfer, M. K. Tiwari, F. Meyer, T. Brunschwiler, B. Michel, D. Poulidakos, Vortex shedding from confined micropin arrays, *Microfluidics and Nanofluidics*, 15, 231-242, (2013)

A. Renfer, M. K. Tiwari, R. Tiwari, F. Alfieri, T. Brunschwiler, B. Michel, D. Poulidakos, Microvortex-enhanced heat transfer in 3D-integrated liquid cooling of electronic chip stacks, *International Journal of Heat and Mass Transfer*, 65, 33-43 (2013)

F. Alfieri, S. Gianini, M. K. Tiwari, T. Brunschwiler, B. Michel, D. Poulidakos, Computational modeling of hot-spot identification and control in 3D stacked chips with integrated cooling, *Numerical Heat Transfer, Part A* (2013)

F. Alfieri, M. K. Tiwari, A. Renfer, T. Brunschwiler, B. Michel, D. Poulidakos, Computational modeling of vortex shedding in water cooling of 3D integrated electronics, *International Journal of Heat and Fluid Flow* (2013)

S. Szczukiewicz, N. Borhani, J.R. Thome, Fine-resolution two-phase flow heat transfer coefficient measurements of refrigerants in multi-microchannel evaporators, *International Journal of Heat and Mass Transfer*, vol. 67, p. 913-929, 2013.

S. Szczukiewicz, N. Borhani, J.R. Thome, Two-phase flow operational maps for multi-microchannel evaporators, *International Journal of Heat and Fluid Flow*, vol. 42, p. 176-189, 2013.

S. Szczukiewicz, N. Borhani, J.R. Thome, Two-phase heat transfer and high-speed visualization of refrigerant flows in 100  $\times$  100  $\mu$ m<sup>2</sup> silicon multi-microchannels, *International Journal of Refrigeration*, vol. 36, num. 2, p. 402-413, 2013.

