EPFL/IC/ISIM/LSI2
Expert in 3-D integrated circuit design, Interconnect modeling, analysis, and design, Process variations effects on integrated circuit design, Mixed-signal circuit design
Vasileios Pavlidis
EPFL
D43D2012
Nano-Tera Workshop on Design for 3D Silicon Integration

EPFL/STI/IEL/TCL
Expert in circuits and systems for telecommunications (wireless and wired),and the prototyping and silicon implementation of new communication technologies
Andreas Burg
EPFL
EPFL/IC/ISIM/LSI2
Expert in 3-D integrated circuit design, Interconnect modeling, analysis, and design, Process variations effects on integrated circuit design, Mixed-signal circuit design
Vasileios Pavlidis
EPFL


25-27 June, 2012

Project Description

Event website: D43D.com 

[read on]

Our researchers in the media

Bad chip? Good news. Changing the way computers and smartphones are built

New professor at the Faculty of Engineering